Commit Graph

333 Commits

Author SHA1 Message Date
8c7272e1f2 add model 2021-09-22 23:07:13 +08:00
a5192eb4d8 update README.md 2021-09-22 22:29:52 +08:00
62b26e3ab2 fix trap
add testcases
2021-09-22 16:26:40 +08:00
de354f73d0
fix Datapath.sv 2021-09-22 13:52:43 +08:00
75a62cfc37 try add trap 2021-09-22 13:41:09 +08:00
a1bbfa0a0c
make linter happy 2021-09-21 17:15:30 +08:00
ab1b2ad13d
fix CP0 2021-09-12 19:48:56 +08:00
a0d3367f34 update ALU and test 2021-09-07 19:53:53 +08:00
29c6e16682 try add MOVZ, MOVN 2021-09-07 19:24:34 +08:00
7e85ca17e3 refactor D-Cache CACHE inst 2021-09-06 22:36:37 +08:00
0cd3d9007e 1. fix D-Cache clear by index
2. fix testcases
2021-09-06 09:27:22 +08:00
9df689ed7a refactor CACHE inst on D-CACHE 2021-09-05 23:59:23 +08:00
f8d7b7b0c6 1. fix exceptions about CACHE inst on D-Cache
2. fix D-Cache control signals
3. fix I-Cache tag1 signal
4. fix I-Cache clear index logic
5. enhance D-Cache tests
2021-09-05 13:06:35 +08:00
1f2d7f6f3c 1. fix deadlock on continuous CACHE inst
2. enhance the testcases
2021-09-04 21:07:00 +08:00
e08ded2242 Test Passed? maybe
1. fix timing loop
2. fix multi driven
3. fix CACHE I-Cache Index logic
4. fix testcase
2021-09-04 16:31:25 +08:00
fa0c8ece07 1. fix index addr
2. add n99 I-Cache CACHE test
2021-09-03 22:16:59 +08:00
2143cbe630 try add I-Cache's CACHE inst 2021-09-03 21:23:32 +08:00
17f64e1f2f 1. add cache (D-Cache Address) inst
2. fix bug in ALR
3. fix bug in MMU and DCache
4. Register File rst
2021-09-02 19:20:19 +08:00
f256abd248 add control signals 2021-09-02 19:05:23 +08:00
ed49e734d8
update Controller and Datapath 2021-09-02 11:05:33 +08:00
3dffdae575
try add D-Cache's CACHE inst 2021-09-01 23:12:58 +08:00
53c0c018bb fix bug in decode 2021-08-31 21:11:59 +08:00
b0a9cd857c fix bug in MADD MADDU MSUB MSUBU 2021-08-31 20:43:49 +08:00
0269228c3c add test 2021-08-31 19:32:39 +08:00
966b7b6223 add control signals 2021-08-31 18:30:03 +08:00
9be2310177
add MADD, MADDU, MSUB, MSUBU 2021-08-31 18:29:27 +08:00
2f22688aca
update README.md and fix bug in inst test 2021-08-30 15:59:21 +08:00
94ab693971 update gadgets 2021-08-30 14:23:04 +08:00
0b872c9b7c add sync pref as nop 2021-08-30 13:11:40 +08:00
eea7b6bbda add lwl lwr swl swr test cases 2021-08-29 20:17:42 +08:00
cf9d3e8ed0
fix bug in SWR 2021-08-29 20:16:57 +08:00
6cc760be79
SWL/SWR: update Datapath.sv and Gadgets.sv 2021-08-29 17:14:47 +08:00
1f94aebd9d update control signals for swl/swr 2021-08-29 16:47:34 +08:00
62b8efb8e3 lwl/lwr: fix bug in addr and strberror 2021-08-27 22:25:42 +08:00
54c6794a77 add LWL and LWR 2021-08-26 18:32:55 +08:00
1ad35234dc txt add tlbwr 2021-08-26 17:04:09 +08:00
1a51af6827 fix ADES 2021-08-25 22:00:59 +08:00
8d039f4327 handle CpU exception 2021-08-25 20:59:32 +08:00
7241f83407
1. fix bug in address error detection
2. add LS address error handler
2021-08-25 17:20:51 +08:00
5930267188
access violation exception (Address Error) 2021-08-25 16:18:52 +08:00
0cedd8b83b add UM bit in CP0 2021-08-25 11:21:58 +08:00
f1bc4b913c fix bug in CP0 IP7 2021-08-24 23:54:52 +08:00
c49f7edb4f fix instr_valid for tlbwr 2021-08-24 22:17:01 +08:00
ba546d1d5f add tlbwr datapath 2021-08-24 16:23:57 +08:00
f5abaa2881
1. CP0 add Random and Wired
2. TLB remove PageMask
3. CP0 remove PageMask
4. MMU state definitions moved
2021-08-24 13:18:52 +08:00
5f889492c8 clean up 2021-08-24 11:41:06 +08:00
932639a64b fix top 2021-08-24 11:37:54 +08:00
c73a8278af add resource from loongson 2021-08-23 21:49:32 +08:00
44d64ca579 clean up 2021-08-23 21:46:36 +08:00
74b5af1852 add lcd define 2021-08-23 21:45:45 +08:00