|
|
17f64e1f2f
|
1. add cache (D-Cache Address) inst
2. fix bug in ALR
3. fix bug in MMU and DCache
4. Register File rst
|
2021-09-02 19:20:19 +08:00 |
|
|
|
f256abd248
|
add control signals
|
2021-09-02 19:05:23 +08:00 |
|
|
|
ed49e734d8
|
update Controller and Datapath
|
2021-09-02 11:05:33 +08:00 |
|
|
|
3dffdae575
|
try add D-Cache's CACHE inst
|
2021-09-01 23:12:58 +08:00 |
|
|
|
53c0c018bb
|
fix bug in decode
|
2021-08-31 21:11:59 +08:00 |
|
|
|
b0a9cd857c
|
fix bug in MADD MADDU MSUB MSUBU
|
2021-08-31 20:43:49 +08:00 |
|
|
|
0269228c3c
|
add test
|
2021-08-31 19:32:39 +08:00 |
|
|
|
966b7b6223
|
add control signals
|
2021-08-31 18:30:03 +08:00 |
|
|
|
9be2310177
|
add MADD, MADDU, MSUB, MSUBU
|
2021-08-31 18:29:27 +08:00 |
|
|
|
2f22688aca
|
update README.md and fix bug in inst test
|
2021-08-30 15:59:21 +08:00 |
|
|
|
94ab693971
|
update gadgets
|
2021-08-30 14:23:04 +08:00 |
|
|
|
0b872c9b7c
|
add sync pref as nop
|
2021-08-30 13:11:40 +08:00 |
|
|
|
eea7b6bbda
|
add lwl lwr swl swr test cases
|
2021-08-29 20:17:42 +08:00 |
|
|
|
cf9d3e8ed0
|
fix bug in SWR
|
2021-08-29 20:16:57 +08:00 |
|
|
|
6cc760be79
|
SWL/SWR: update Datapath.sv and Gadgets.sv
|
2021-08-29 17:14:47 +08:00 |
|
|
|
1f94aebd9d
|
update control signals for swl/swr
|
2021-08-29 16:47:34 +08:00 |
|
|
|
62b8efb8e3
|
lwl/lwr: fix bug in addr and strberror
|
2021-08-27 22:25:42 +08:00 |
|
|
|
54c6794a77
|
add LWL and LWR
|
2021-08-26 18:32:55 +08:00 |
|
|
|
1ad35234dc
|
txt add tlbwr
|
2021-08-26 17:04:09 +08:00 |
|
|
|
1a51af6827
|
fix ADES
|
2021-08-25 22:00:59 +08:00 |
|
|
|
8d039f4327
|
handle CpU exception
|
2021-08-25 20:59:32 +08:00 |
|
|
|
7241f83407
|
1. fix bug in address error detection
2. add LS address error handler
|
2021-08-25 17:20:51 +08:00 |
|
|
|
5930267188
|
access violation exception (Address Error)
|
2021-08-25 16:18:52 +08:00 |
|
|
|
0cedd8b83b
|
add UM bit in CP0
|
2021-08-25 11:21:58 +08:00 |
|
|
|
f1bc4b913c
|
fix bug in CP0 IP7
|
2021-08-24 23:54:52 +08:00 |
|
|
|
c49f7edb4f
|
fix instr_valid for tlbwr
|
2021-08-24 22:17:01 +08:00 |
|
|
|
ba546d1d5f
|
add tlbwr datapath
|
2021-08-24 16:23:57 +08:00 |
|
|
|
f5abaa2881
|
1. CP0 add Random and Wired
2. TLB remove PageMask
3. CP0 remove PageMask
4. MMU state definitions moved
|
2021-08-24 13:18:52 +08:00 |
|
|
|
5f889492c8
|
clean up
|
2021-08-24 11:41:06 +08:00 |
|
|
|
932639a64b
|
fix top
|
2021-08-24 11:37:54 +08:00 |
|
|
|
c73a8278af
|
add resource from loongson
|
2021-08-23 21:49:32 +08:00 |
|
|
|
44d64ca579
|
clean up
|
2021-08-23 21:46:36 +08:00 |
|
|
|
74b5af1852
|
add lcd define
|
2021-08-23 21:45:45 +08:00 |
|
|
|
018d1841b8
|
fix datahazard
|
2021-08-19 19:07:26 +08:00 |
|
cxy004
|
e99dcb73cb
|
Merge remote-tracking branch 'origin/master'
|
2021-08-18 12:16:41 +08:00 |
|
cxy004
|
67ccb57eda
|
RW & RS0 fix
tools update
|
2021-08-18 12:16:28 +08:00 |
|
|
|
9fd50e6d05
|
Merge branch 'master' of https://git.builds.ninja/NSCSCC/MIPS
|
2021-08-18 10:32:21 +08:00 |
|
|
|
22888616ad
|
tlb assign zero
|
2021-08-18 10:32:17 +08:00 |
|
cxy004
|
4fa6391bcb
|
Merge remote-tracking branch 'origin/master'
|
2021-08-17 23:21:15 +08:00 |
|
cxy004
|
e585721b03
|
spv update & controller testbench
|
2021-08-17 23:21:05 +08:00 |
|
|
|
fbfd7c87a1
|
update game config
|
2021-08-17 20:41:51 +08:00 |
|
|
|
47ebccf276
|
update spv
|
2021-08-17 19:16:29 +08:00 |
|
|
|
2eb9499127
|
update spv
|
2021-08-17 19:01:37 +08:00 |
|
cxy004
|
89ab6750d7
|
fix pause
|
2021-08-17 18:33:46 +08:00 |
|
|
|
b297dbf557
|
fix game
|
2021-08-17 18:19:45 +08:00 |
|
cxy004
|
b5ae34bbb0
|
game fix
|
2021-08-17 17:08:21 +08:00 |
|
cxy004
|
b0d771b325
|
game
|
2021-08-17 09:56:24 +08:00 |
|
cxy004
|
a14e247923
|
game fix
|
2021-08-17 09:44:17 +08:00 |
|
cxy004
|
7bbe7031de
|
fix hit
|
2021-08-17 09:38:33 +08:00 |
|
cxy004
|
8fd29a50ee
|
random fix
|
2021-08-17 09:23:23 +08:00 |
|
