cxy004
|
2cdcbfadab
|
2alu ES ET fix
|
2022-08-11 23:55:00 +08:00 |
|
cxy004
|
0ecb075c42
|
1. 2alu overflow
2. TLB_ENABLE
|
2022-08-05 13:11:05 +08:00 |
|
cxy004
|
400767053c
|
2alu linux fix (pmon?)
|
2022-08-04 14:42:50 +08:00 |
|
cxy004
|
95a7ee6c2a
|
2alu tryfix
|
2022-08-04 12:43:45 +08:00 |
|
cxy004
|
828190a98e
|
2alu fix
|
2022-08-03 18:45:44 +08:00 |
|
cxy004
|
d9f08727d0
|
test 2alu-bugfix
|
2022-08-03 15:47:41 +08:00 |
|
Qiu Jiahao
|
5d61df40a6
|
Linux2.6.32
Co-authored-by: cxy004 <cxy004@qq.com>
Co-authored-by: Paul <panyuxuan@hotmail.com>
|
2022-08-01 22:45:06 +08:00 |
|
Qiu Jiahao
|
1e1725f436
|
Co-authored-by: cxy004 <cxy004@qq.com>
Co-authored-by: Paul <panyuxuan@hotmail.com>
|
2022-07-31 19:42:38 +08:00 |
|
Qiu Jiahao
|
013104d616
|
TEN
|
2022-07-29 17:15:36 +08:00 |
|
Qiu Jiahao
|
7835d63b0e
|
CU0
Co-authored-by: cxy004 <cxy004@qq.com>
|
2022-07-29 16:48:29 +08:00 |
|
Qiu Jiahao
|
4e54a0a26b
|
add hazards
|
2022-07-27 13:35:40 +08:00 |
|
Qiu Jiahao
|
0cc0fa321b
|
mul_unsigned
|
2022-07-27 12:36:05 +08:00 |
|
Qiu Jiahao
|
5de9158326
|
bugfix
Co-authored-by: Paul <panyuxuan@hotmail.com>
|
2022-07-18 08:57:50 +08:00 |
|
|
|
00170784d0
|
Merge branch 'fix/cache' into soc_top
|
2021-10-14 22:20:31 +08:00 |
|
|
|
24613eeade
|
Revert "refactor DCache"
This reverts commit fa0f195d17.
|
2021-09-30 22:48:27 +08:00 |
|
|
|
fa0f195d17
|
refactor DCache
|
2021-09-30 22:45:28 +08:00 |
|
|
|
c4942661dc
|
refactor cache inst on I-Cache
|
2021-09-27 16:58:22 +08:00 |
|
|
|
4facc2dd10
|
enhanced test cases
|
2021-09-24 20:45:55 +08:00 |
|
|
|
aca8490ef2
|
deal with verilator
|
2021-09-24 16:37:47 +08:00 |
|
|
|
8c7272e1f2
|
add model
|
2021-09-22 23:07:13 +08:00 |
|
|
|
a5192eb4d8
|
update README.md
|
2021-09-22 22:29:52 +08:00 |
|
|
|
62b26e3ab2
|
fix trap
add testcases
|
2021-09-22 16:26:40 +08:00 |
|
|
|
de354f73d0
|
fix Datapath.sv
|
2021-09-22 13:52:43 +08:00 |
|
|
|
75a62cfc37
|
try add trap
|
2021-09-22 13:41:09 +08:00 |
|
|
|
a1bbfa0a0c
|
make linter happy
|
2021-09-21 17:15:30 +08:00 |
|
|
|
ab1b2ad13d
|
fix CP0
|
2021-09-12 19:48:56 +08:00 |
|
|
|
a0d3367f34
|
update ALU and test
|
2021-09-07 19:53:53 +08:00 |
|
|
|
29c6e16682
|
try add MOVZ, MOVN
|
2021-09-07 19:24:34 +08:00 |
|
|
|
7e85ca17e3
|
refactor D-Cache CACHE inst
|
2021-09-06 22:36:37 +08:00 |
|
|
|
0cd3d9007e
|
1. fix D-Cache clear by index
2. fix testcases
|
2021-09-06 09:27:22 +08:00 |
|
|
|
9df689ed7a
|
refactor CACHE inst on D-CACHE
|
2021-09-05 23:59:23 +08:00 |
|
|
|
f8d7b7b0c6
|
1. fix exceptions about CACHE inst on D-Cache
2. fix D-Cache control signals
3. fix I-Cache tag1 signal
4. fix I-Cache clear index logic
5. enhance D-Cache tests
|
2021-09-05 13:06:35 +08:00 |
|
|
|
1f2d7f6f3c
|
1. fix deadlock on continuous CACHE inst
2. enhance the testcases
|
2021-09-04 21:07:00 +08:00 |
|
|
|
e08ded2242
|
Test Passed? maybe
1. fix timing loop
2. fix multi driven
3. fix CACHE I-Cache Index logic
4. fix testcase
|
2021-09-04 16:31:25 +08:00 |
|
|
|
fa0c8ece07
|
1. fix index addr
2. add n99 I-Cache CACHE test
|
2021-09-03 22:16:59 +08:00 |
|
|
|
2143cbe630
|
try add I-Cache's CACHE inst
|
2021-09-03 21:23:32 +08:00 |
|
|
|
17f64e1f2f
|
1. add cache (D-Cache Address) inst
2. fix bug in ALR
3. fix bug in MMU and DCache
4. Register File rst
|
2021-09-02 19:20:19 +08:00 |
|
|
|
f256abd248
|
add control signals
|
2021-09-02 19:05:23 +08:00 |
|
|
|
ed49e734d8
|
update Controller and Datapath
|
2021-09-02 11:05:33 +08:00 |
|
|
|
3dffdae575
|
try add D-Cache's CACHE inst
|
2021-09-01 23:12:58 +08:00 |
|
|
|
53c0c018bb
|
fix bug in decode
|
2021-08-31 21:11:59 +08:00 |
|
|
|
b0a9cd857c
|
fix bug in MADD MADDU MSUB MSUBU
|
2021-08-31 20:43:49 +08:00 |
|
|
|
0269228c3c
|
add test
|
2021-08-31 19:32:39 +08:00 |
|
|
|
966b7b6223
|
add control signals
|
2021-08-31 18:30:03 +08:00 |
|
|
|
9be2310177
|
add MADD, MADDU, MSUB, MSUBU
|
2021-08-31 18:29:27 +08:00 |
|
|
|
2f22688aca
|
update README.md and fix bug in inst test
|
2021-08-30 15:59:21 +08:00 |
|
|
|
94ab693971
|
update gadgets
|
2021-08-30 14:23:04 +08:00 |
|
|
|
0b872c9b7c
|
add sync pref as nop
|
2021-08-30 13:11:40 +08:00 |
|
|
|
eea7b6bbda
|
add lwl lwr swl swr test cases
|
2021-08-29 20:17:42 +08:00 |
|
|
|
cf9d3e8ed0
|
fix bug in SWR
|
2021-08-29 20:16:57 +08:00 |
|
