|
24cec76df5
|
[Cache] update testbench
|
2021-07-11 20:18:14 +08:00 |
|
Hooo1941
|
5d1ae36c22
|
InstrQueue flush
|
2021-07-11 19:57:18 +08:00 |
|
|
c85c69e804
|
[Cache] ICache fix LRU
|
2021-07-11 16:31:37 +08:00 |
|
|
d76e825756
|
[Cache] ICache fix bug
|
2021-07-11 12:07:48 +08:00 |
|
|
39b62361c9
|
[Cache] ICache partial passed
|
2021-07-11 10:48:02 +08:00 |
|
|
8a61c3c13e
|
Merge branch 'master' of https://git.builds.ninja/NSCSCC/MIPS
|
2021-07-10 22:38:33 +08:00 |
|
|
d4521234b4
|
[Cache] ICache fix bug
|
2021-07-10 22:38:29 +08:00 |
|
Hooo1941
|
eaaf8c5e5e
|
add InstrQueue in dp
|
2021-07-10 17:21:17 +08:00 |
|
Hooo1941
|
4a3682b0ba
|
Merge branch 'master' of git.builds.ninja:NSCSCC/MIPS
|
2021-07-10 16:03:28 +08:00 |
|
Hooo1941
|
26f38af38d
|
InstrQueue, passed
|
2021-07-10 16:02:54 +08:00 |
|
|
e5dfdd27b5
|
Merge branch 'master' of https://git.builds.ninja/NSCSCC/MIPS
|
2021-07-10 15:59:38 +08:00 |
|
|
acb1d155d1
|
[Cache] ICache rewrite
|
2021-07-10 15:59:32 +08:00 |
|
Hooo1941
|
aa94b1174d
|
Update InstrQueue.sv
|
2021-07-10 14:04:50 +08:00 |
|
Hooo1941
|
c9a0c3f9c7
|
Revert "Update InstrQueue.sv"
This reverts commit aa092c4b3f .
|
2021-07-10 12:43:40 +08:00 |
|
Hooo1941
|
aa092c4b3f
|
Update InstrQueue.sv
|
2021-07-10 12:43:32 +08:00 |
|
Hooo1941
|
1b9ccd10af
|
Update iq.sv
|
2021-07-10 12:43:28 +08:00 |
|
Hooo1941
|
c6f8e3d1ae
|
Update InstrQueue.sv
|
2021-07-10 11:38:49 +08:00 |
|
Hooo1941
|
55906786e1
|
Instruction Queue
|
2021-07-10 10:27:39 +08:00 |
|
|
e398470418
|
Merge branch 'master' of https://git.builds.ninja/NSCSCC/MIPS
|
2021-07-09 23:22:00 +08:00 |
|
|
c75af267af
|
[Cache] ICache Design
|
2021-07-09 23:21:55 +08:00 |
|
Hooo1941
|
af73d410f2
|
[Core] add mul
|
2021-07-09 10:11:48 +08:00 |
|
|
781a9bfc93
|
[AXI] ICache Read
|
2021-07-08 21:20:50 +08:00 |
|
|
2d3b15752c
|
[testbench] icache update
|
2021-07-08 00:00:29 +08:00 |
|
|
8919187c98
|
Merge branch 'master' of https://git.builds.ninja/NSCSCC/MIPS
|
2021-07-07 23:28:24 +08:00 |
|
|
9e751c3f61
|
[Cache] fix bug & add PLRU
[testbench] make verilator linter happy
|
2021-07-07 23:28:18 +08:00 |
|
cxy004
|
4abcd625cf
|
datapath wip
|
2021-07-07 23:06:42 +08:00 |
|
Hooo1941
|
e58707cf45
|
Merge branch 'master' of git.builds.ninja:NSCSCC/MIPS
|
2021-07-07 16:55:56 +08:00 |
|
Hooo1941
|
d0839f6423
|
instrqueue
|
2021-07-07 16:55:10 +08:00 |
|
|
171371fc4f
|
update readme
|
2021-07-07 16:13:40 +08:00 |
|
|
9699071e66
|
Merge branch 'master' of https://git.builds.ninja/NSCSCC/MIPS
|
2021-07-07 16:07:56 +08:00 |
|
|
ccfbbe3c1b
|
[ICache] Idle & Lookup
|
2021-07-07 16:07:49 +08:00 |
|
cxy004
|
9113c47b74
|
ctrl maker
|
2021-07-07 13:32:23 +08:00 |
|
Hooo1941
|
9f48a9ccd2
|
clean
|
2021-07-06 12:16:57 +08:00 |
|
Hooo1941
|
bb1ecf8a07
|
[Core] rename
|
2021-07-06 12:16:47 +08:00 |
|
Hooo1941
|
fd39e833f2
|
[CP0] bugfix & config
|
2021-07-06 12:16:15 +08:00 |
|
cxy004
|
eb5c866925
|
clarification for '+ alt'
|
2021-07-05 23:55:15 +08:00 |
|
cxy004
|
603842fc8a
|
clarification for '+ alt'
|
2021-07-05 23:44:27 +08:00 |
|
|
d3f8723d09
|
Merge branch 'master' of https://git.builds.ninja/NSCSCC/MIPS
|
2021-07-05 23:13:47 +08:00 |
|
|
c10cc74806
|
[Cache] init
|
2021-07-05 23:08:33 +08:00 |
|
hoo
|
7bd03bc1e0
|
[Core] bugfix in ALU
|
2021-07-05 19:11:14 +08:00 |
|
cxy004
|
304ae7f8ce
|
ctrl tools & gadgets & interfaces
|
2021-07-05 15:25:15 +08:00 |
|
hoo
|
4e3806722b
|
[CP0] bugfix
|
2021-07-02 16:41:19 +08:00 |
|
hoo
|
c5ce22a94e
|
cp0
|
2021-07-02 13:37:35 +08:00 |
|
Hooo1941
|
7510548ef4
|
update
|
2021-07-01 10:50:39 +08:00 |
|
Hooo1941
|
949e251465
|
update
|
2021-06-30 16:37:50 +08:00 |
|
Hooo1941
|
c810cffefe
|
Add rf
|
2021-06-30 14:20:00 +08:00 |
|
|
1986765cfe
|
[resource] rename
|
2021-06-18 15:43:51 +08:00 |
|
|
2b88f0fe4b
|
[resource] fix all software
|
2021-06-11 10:41:56 +08:00 |
|
|
c07a8a8230
|
[resource] fix memory_game
|
2021-06-10 21:19:52 +08:00 |
|
|
b67b1c522f
|
[fpga] add on board top file
|
2021-05-22 20:57:12 +08:00 |
|