Commit Graph

20 Commits

Author SHA1 Message Date
cxy004
c2fa121f92 2alu 2022-08-03 11:17:07 +08:00
a7793c6741 Another big update
1. refactor func test
2. fix CACHE inst
3. CP0 add Context Register
4. fix AXIWriter order
2022-08-01 22:01:24 +08:00
7b33e4213a a big update
1. add test soft
2. modify verilator (TODO: crossbar need to replace)
3. fix CP0: now CU0 is always 1
4. Controller: cacheop
5. Controller: fix TEN
6. mycpu_top fix CP0_i
7. fix AXI.sv
8. fix AXIReader.sv
9. fix AXIWriter.sv: getting the correct data and length
10. MU: fix cache writeback, fix mem data mux, fix writer address, fix read request
2022-07-29 18:25:58 +08:00
9ce588757d feat: MU rewrite 1
1. ALU format
2. FIX hazard (MOVN / MOVZ)
3. verilator support
2022-07-27 15:07:16 +08:00
75a62cfc37 try add trap 2021-09-22 13:41:09 +08:00
29c6e16682 try add MOVZ, MOVN 2021-09-07 19:24:34 +08:00
1f2d7f6f3c 1. fix deadlock on continuous CACHE inst
2. enhance the testcases
2021-09-04 21:07:00 +08:00
f256abd248 add control signals 2021-09-02 19:05:23 +08:00
53c0c018bb fix bug in decode 2021-08-31 21:11:59 +08:00
0b872c9b7c add sync pref as nop 2021-08-30 13:11:40 +08:00
54c6794a77 add LWL and LWR 2021-08-26 18:32:55 +08:00
8d039f4327 handle CpU exception 2021-08-25 20:59:32 +08:00
ba546d1d5f add tlbwr datapath 2021-08-24 16:23:57 +08:00
cxy004
67ccb57eda RW & RS0 fix
tools update
2021-08-18 12:16:28 +08:00
bc549d8bd4 1. tlb control signals
2. exccode rename
3. tlb datapath partial

Co-authored-by: cxy004 <cxy004@qq.com>
Co-authored-by: Hooo1941 <Hooo1941@users.noreply.github.com>
2021-08-11 12:58:02 +08:00
cxy004
8002b8c56a simplify 2021-08-01 15:46:53 +08:00
d2b4570c9e controller + prefetch + iq
Co-authored-by: Hooo1941 <Hooo1941@users.noreply.github.com>
Co-authored-by: cxy004 <cxy004@qq.com>
2021-07-26 22:29:59 +08:00
Hooo1941
d0839f6423 instrqueue 2021-07-07 16:55:10 +08:00
cxy004
9113c47b74 ctrl maker 2021-07-07 13:32:23 +08:00
cxy004
304ae7f8ce ctrl tools & gadgets & interfaces 2021-07-05 15:25:15 +08:00