|
9df689ed7a
|
refactor CACHE inst on D-CACHE
|
2021-09-05 23:59:23 +08:00 |
|
|
f8d7b7b0c6
|
1. fix exceptions about CACHE inst on D-Cache
2. fix D-Cache control signals
3. fix I-Cache tag1 signal
4. fix I-Cache clear index logic
5. enhance D-Cache tests
|
2021-09-05 13:06:35 +08:00 |
|
|
1f2d7f6f3c
|
1. fix deadlock on continuous CACHE inst
2. enhance the testcases
|
2021-09-04 21:07:00 +08:00 |
|
|
e08ded2242
|
Test Passed? maybe
1. fix timing loop
2. fix multi driven
3. fix CACHE I-Cache Index logic
4. fix testcase
|
2021-09-04 16:31:25 +08:00 |
|
|
fa0c8ece07
|
1. fix index addr
2. add n99 I-Cache CACHE test
|
2021-09-03 22:16:59 +08:00 |
|
|
17f64e1f2f
|
1. add cache (D-Cache Address) inst
2. fix bug in ALR
3. fix bug in MMU and DCache
4. Register File rst
|
2021-09-02 19:20:19 +08:00 |
|
|
b0a9cd857c
|
fix bug in MADD MADDU MSUB MSUBU
|
2021-08-31 20:43:49 +08:00 |
|
|
0269228c3c
|
add test
|
2021-08-31 19:32:39 +08:00 |
|
|
2f22688aca
|
update README.md and fix bug in inst test
|
2021-08-30 15:59:21 +08:00 |
|
|
94ab693971
|
update gadgets
|
2021-08-30 14:23:04 +08:00 |
|
|
eea7b6bbda
|
add lwl lwr swl swr test cases
|
2021-08-29 20:17:42 +08:00 |
|
|
22e469ceec
|
1. tlb: add soft
2. datapath OFA fix2
3. datapath C0 hazard
4. MMU buffer
Co-authored-by: cxy004 <cxy004@qq.com>
Co-authored-by: Hooo1941 <Hooo1941@users.noreply.github.com>
|
2021-08-12 21:38:30 +08:00 |
|
|
1986765cfe
|
[resource] rename
|
2021-06-18 15:43:51 +08:00 |
|