mmu write data_ok test
This commit is contained in:
parent
cad94e7667
commit
f6270c5a65
@ -266,7 +266,9 @@ module MMU (
|
||||
case (drState)
|
||||
DR_IDLE: begin
|
||||
if (~dValid1) dEn = 1;
|
||||
else if (dwr1 & (~dCached1 | dc.hit)) drNextState = DR_REFILL;
|
||||
else begin
|
||||
if (dwr1) data.data_ok = 1;
|
||||
if (dwr1 & (~dCached1 | dc.hit)) drNextState = DR_REFILL;
|
||||
else if (dCached1 & dc.hit) begin
|
||||
dEn = 1;
|
||||
data.data_ok = 1;
|
||||
@ -276,6 +278,7 @@ module MMU (
|
||||
else drNextState = DR_WD1;
|
||||
end
|
||||
end
|
||||
end
|
||||
DR_WA: begin
|
||||
rdata_axi.req = 1;
|
||||
if (rdata_axi.addr_ok) begin
|
||||
@ -312,7 +315,6 @@ module MMU (
|
||||
DR_REFILL: begin
|
||||
if (wdata_ok) begin // TODO
|
||||
dEn = 1;
|
||||
if (dwr1) data.data_ok = 1;
|
||||
drNextState = DR_IDLE;
|
||||
end
|
||||
end
|
||||
|
Loading…
Reference in New Issue
Block a user