NSCSCC/MIPS
1
1
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mmu write data_ok test

Browse Source
This commit is contained in:
cxy004 2021-08-01 18:13:59 +08:00
parent cad94e7667
commit f6270c5a65
1 changed files with 11 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
src/MMU/MMU.sv
View File

@ -266,14 +266,17 @@ module MMU (
case (drState)
DR_IDLE: begin
if (~dValid1) dEn = 1;
else if (dwr1 & (~dCached1 | dc.hit)) drNextState = DR_REFILL;
else if (dCached1 & dc.hit) begin
dEn = 1;
data.data_ok = 1;
end else begin
rdata_axi.req = 1;
if (~rdata_axi.addr_ok) drNextState = DR_WA;
else drNextState = DR_WD1;
else begin
if (dwr1) data.data_ok = 1;
if (dwr1 & (~dCached1 | dc.hit)) drNextState = DR_REFILL;
else if (dCached1 & dc.hit) begin
dEn = 1;
data.data_ok = 1;
end else begin
rdata_axi.req = 1;
if (~rdata_axi.addr_ok) drNextState = DR_WA;
else drNextState = DR_WD1;
end
end
end
DR_WA: begin
@ -312,7 +315,6 @@ module MMU (
DR_REFILL: begin
if (wdata_ok) begin // TODO
dEn = 1;
if (dwr1) data.data_ok = 1;
drNextState = DR_IDLE;
end
end