MIPS/model/DCTag_bram.v

18 lines
328 B
Coq
Raw Normal View History

2021-09-21 17:15:30 +08:00
module DCTag_bram (
2021-09-24 16:37:47 +08:00
input [ 6:0] addra,
input clka,
input [22:0] dina,
output reg [22:0] douta,
input wea
2021-09-21 17:15:30 +08:00
);
reg [22:0] ram [0:127];
2021-09-24 16:37:47 +08:00
always @(posedge clka) begin
2021-09-21 17:15:30 +08:00
if(wea) begin
ram[addra] <= dina;
end
2021-09-24 16:37:47 +08:00
douta <= ~wea ? ram[addra] : {$random}[22:0];
2021-09-21 17:15:30 +08:00
end
endmodule