NSCSCC/MIPS
1
1
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
1 Commit 7 Branches 0 Tags 12 MiB
Assembly 42.4%
C 35.3%
Verilog 10.5%
SystemVerilog 9.9%
Makefile 1.1%
Other 0.7%
f47e3b47aa
Go to file
Paul f47e3b47aa
init
2021-05-22 16:43:39 +08:00
README.md init 2021-05-22 16:43:39 +08:00

README.md

Magically Improved Pipeline Stages

Our awesome MIPS CPU written in SystemVerilog for Loongson Cup