Paul Pan
7b33e4213a
1. add test soft 2. modify verilator (TODO: crossbar need to replace) 3. fix CP0: now CU0 is always 1 4. Controller: cacheop 5. Controller: fix TEN 6. mycpu_top fix CP0_i 7. fix AXI.sv 8. fix AXIReader.sv 9. fix AXIWriter.sv: getting the correct data and length 10. MU: fix cache writeback, fix mem data mux, fix writer address, fix read request
12 lines
236 B
C
12 lines
236 B
C
void udelay(int us)
|
|
{
|
|
int count0,count1;
|
|
int debug=0;
|
|
us *=CPU_COUNT_PER_US;
|
|
asm volatile("mfc0 %0,$9":"=r"(count0));
|
|
do{
|
|
asm volatile("mfc0 %0,$9":"=r"(count1));
|
|
}while(count1 -count0<us);
|
|
asm volatile("mtc0 %0,$23;"::"r"(debug));
|
|
}
|