fix dcache
This commit is contained in:
parent
fa89b358df
commit
e62dd7676d
@ -271,6 +271,7 @@ module DCache (
|
|||||||
wdata1[3] = dataOut[3];
|
wdata1[3] = dataOut[3];
|
||||||
wdata2[3] = port.rdata;
|
wdata2[3] = port.rdata;
|
||||||
|
|
||||||
|
if (port.wvalid) begin
|
||||||
case (port.wstrb)
|
case (port.wstrb)
|
||||||
4'b1111: begin
|
4'b1111: begin
|
||||||
case (addr[3:2])
|
case (addr[3:2])
|
||||||
@ -652,6 +653,7 @@ module DCache (
|
|||||||
end
|
end
|
||||||
endcase
|
endcase
|
||||||
end
|
end
|
||||||
|
end
|
||||||
|
|
||||||
cache_tagd_bram tag_ram0 (
|
cache_tagd_bram tag_ram0 (
|
||||||
.addra(TagRAM0.addr),
|
.addra(TagRAM0.addr),
|
||||||
|
Loading…
Reference in New Issue
Block a user