This website requires JavaScript.
Explore
Help
Sign In
NSCSCC
/
MIPS
Watch
1
Star
1
Fork
0
You've already forked MIPS
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
a7793c6741
MIPS
/
sim
/
.gitignore
5 lines
28 B
Plaintext
Raw
Normal View
History
Unescape
Escape
a big update 1. add test soft 2. modify verilator (TODO: crossbar need to replace) 3. fix CP0: now CU0 is always 1 4. Controller: cacheop 5. Controller: fix TEN 6. mycpu_top fix CP0_i 7. fix AXI.sv 8. fix AXIReader.sv 9. fix AXIWriter.sv: getting the correct data and length 10. MU: fix cache writeback, fix mem data mux, fix writer address, fix read request
2022-07-29 17:44:11 +08:00
/obj_dir
/logs
*.gtkw
*.mif
Reference in New Issue
Copy Permalink