jzlv
|
633d9d1eae
|
[refactor][freertos] split port into common and c906
|
2022-12-21 19:47:44 +08:00 |
|
jzlv
|
664c605ada
|
[refactor] refactor mcu sdk framework, add BL702,BL616,BL808 CHIP support
|
2022-10-21 10:20:58 +08:00 |
|
jzlv
|
851fc488f2
|
[chore][freertos] add CPU_ID ignore for 602 and 702
|
2022-01-13 18:50:14 +08:00 |
|
jzlv
|
26d11a0174
|
[chore][freertos] fix cmakelist add_srcs for port and portASM.S
|
2021-07-12 17:28:56 +08:00 |
|
qqwang
|
3f976db6ff
|
[chore][freertos] fix cmakelists parameter error
|
2021-07-06 17:03:47 +08:00 |
|
Jean-François Milants
|
3235d20a7a
|
Fix a typo in FreeRTOS CMakeLists.txt
|
2021-07-05 16:53:16 +08:00 |
|
jzlv
|
c9924b3fd7
|
[style] delete trailing whitespace
|
2021-06-21 14:47:48 +08:00 |
|
jzlv
|
634de901bf
|
[feat] update freertos component for ble
|
2021-06-04 18:13:33 +08:00 |
|
jzlv
|
064e9c91f7
|
[fix] fix cmake files
|
2021-04-27 12:35:37 +08:00 |
|
jzlv
|
a2fca7a36d
|
first commit
|
2021-04-13 19:27:30 +08:00 |
|