This repository has been archived on 2023-11-05. You can view files and clone it, but cannot push or open issues or pull requests.
FreeRTOS-Kernel/FreeRTOS/Demo/Tensilica_Simulator_Xplorer_XCC/.xxproject
Gaurav Aggarwal c4b1afc4ef Add Xtensa port
The project file is for Xtensa Xplorer simulator.
Also add tests for one size stream buffer.
2018-06-14 19:43:17 +00:00

22 lines
701 B
XML

<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<xxProperties>
<propertyGroup name="project.information">
<version value="3.0"/>
</propertyGroup>
<propertyGroup name="build.property">
<buildTarget defaultTarget="Debug"/>
</propertyGroup>
<propertyGroup name="build.exclusion.data">
<buildExclusionDatas>
<exclusionSet name="Default" selected="1">
<excludedEntry data="/.*/bin/.*"/>
</exclusionSet>
</buildExclusionDatas>
</propertyGroup>
<propertyGroup name="build.auto.includes">
<exportDirs autoConsumeDirs="true" includeDepDirs="true" mode="auto"/>
</propertyGroup>
<propertyGroup name="library.dependencies"/>
<propertyGroup name="build.custom.steps"/>
</xxProperties>