CloudEdge/FreeRTOS-Kernel
Archived
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Efficiency improvement.

Browse Source
This commit is contained in:
Richard Barry 2008-04-12 23:26:01 +00:00
parent a6053582fc
commit b24032d4b0
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
Source/portable/MPLAB/PIC32MX/ISR_Support.h
View File

@ -60,21 +60,21 @@
.macro portSAVE_CONTEXT
/* Make room for the context. */
addiu sp, sp, -portCONTEXT_SIZE
/* Get interrupts above the kernel priority enabled again ASAP. First
save the current status so we can manipulate it, and the cause and EPC
registers so we capture their original values in case of interrupt nesting. */
mfc0 k0, _CP0_CAUSE
addiu sp, sp, -portCONTEXT_SIZE
sw k0, portCAUSE_STACK_LOCATION(sp)
mfc0 k1, _CP0_STATUS
sw k1, portSTATUS_STACK_LOCATION(sp)
/* Also save s6 so we can use it during this interrupt. Any
nesting interrupts should maintain the values of this register
accross the ISR. */
sw s6, 44(sp)
sw k1, portSTATUS_STACK_LOCATION(sp)
/* s6 holds the EPC value, we may want this during the context switch. */
mfc0 s6, _CP0_EPC