2015-10-16 19:29:36 +08:00
/*
2021-05-26 12:44:10 +08:00
* FreeRTOS Kernel < DEVELOPMENT BRANCH >
2020-02-08 04:14:50 +08:00
* Copyright ( C ) 2020 Amazon . com , Inc . or its affiliates . All Rights Reserved .
2017-11-30 00:53:26 +08:00
*
* Permission is hereby granted , free of charge , to any person obtaining a copy of
* this software and associated documentation files ( the " Software " ) , to deal in
* the Software without restriction , including without limitation the rights to
* use , copy , modify , merge , publish , distribute , sublicense , and / or sell copies of
* the Software , and to permit persons to whom the Software is furnished to do so ,
* subject to the following conditions :
*
* The above copyright notice and this permission notice shall be included in all
2017-12-19 06:54:18 +08:00
* copies or substantial portions of the Software .
2017-11-30 00:53:26 +08:00
*
* THE SOFTWARE IS PROVIDED " AS IS " , WITHOUT WARRANTY OF ANY KIND , EXPRESS OR
* IMPLIED , INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY , FITNESS
* FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT . IN NO EVENT SHALL THE AUTHORS OR
* COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM , DAMAGES OR OTHER LIABILITY , WHETHER
* IN AN ACTION OF CONTRACT , TORT OR OTHERWISE , ARISING FROM , OUT OF OR IN
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE .
*
2020-08-21 05:59:28 +08:00
* https : //www.FreeRTOS.org
* https : //github.com/FreeRTOS
2017-11-30 00:53:26 +08:00
*
2020-07-08 08:42:07 +08:00
* 1 tab = = 4 spaces !
2017-11-30 00:53:26 +08:00
*/
2015-10-16 19:29:36 +08:00
# ifndef PORTMACRO_H
2020-07-02 13:27:40 +08:00
# define PORTMACRO_H
2015-10-16 19:29:36 +08:00
2020-07-02 13:27:40 +08:00
# ifdef __cplusplus
extern " C " {
# endif
2015-10-16 19:29:36 +08:00
/*-----------------------------------------------------------
* Port specific definitions .
*
* The settings in this file configure FreeRTOS correctly for the given hardware
* and compiler .
*
* These settings should not be altered .
* - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
*/
/* Type definitions. */
2020-07-02 13:27:40 +08:00
# define portCHAR char
# define portFLOAT float
# define portDOUBLE double
# define portLONG long
# define portSHORT short
# define portSTACK_TYPE uint32_t
# define portBASE_TYPE long
2015-10-16 19:29:36 +08:00
2020-07-02 13:27:40 +08:00
typedef portSTACK_TYPE StackType_t ;
typedef long BaseType_t ;
typedef unsigned long UBaseType_t ;
2015-10-16 19:29:36 +08:00
2020-07-02 13:27:40 +08:00
typedef uint32_t TickType_t ;
# define portMAX_DELAY ( TickType_t ) 0xffffffffUL
2015-10-16 19:29:36 +08:00
/*-----------------------------------------------------------*/
/* Hardware specifics. */
2020-07-02 13:27:40 +08:00
# define portSTACK_GROWTH ( -1 )
# define portTICK_PERIOD_MS ( ( TickType_t ) 1000 / configTICK_RATE_HZ )
# define portBYTE_ALIGNMENT 8
2015-10-16 19:29:36 +08:00
/*-----------------------------------------------------------*/
/* Task utilities. */
/* Called at the end of an ISR that can cause a context switch. */
2020-07-02 13:27:40 +08:00
# define portEND_SWITCHING_ISR( xSwitchRequired ) \
{ \
extern uint32_t ulPortYieldRequired ; \
\
if ( xSwitchRequired ! = pdFALSE ) \
{ \
ulPortYieldRequired = pdTRUE ; \
} \
}
2015-10-16 19:29:36 +08:00
2020-07-02 13:27:40 +08:00
# define portYIELD_FROM_ISR( x ) portEND_SWITCHING_ISR( x )
# define portYIELD() __asm volatile ( "SWI 0" ::: "memory" );
2015-10-16 19:29:36 +08:00
/*-----------------------------------------------------------
2020-07-02 13:27:40 +08:00
* Critical section control
* - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - */
2015-10-16 19:29:36 +08:00
2020-07-02 13:27:40 +08:00
extern void vPortEnterCritical ( void ) ;
extern void vPortExitCritical ( void ) ;
extern uint32_t ulPortSetInterruptMask ( void ) ;
extern void vPortClearInterruptMask ( uint32_t ulNewMaskValue ) ;
extern void vPortInstallFreeRTOSVectorTable ( void ) ;
2015-10-16 19:29:36 +08:00
/* These macros do not globally disable/enable interrupts. They do mask off
2020-07-02 13:27:40 +08:00
* interrupts that have a priority below configMAX_API_CALL_INTERRUPT_PRIORITY . */
# define portENTER_CRITICAL() vPortEnterCritical();
# define portEXIT_CRITICAL() vPortExitCritical();
# define portDISABLE_INTERRUPTS() ulPortSetInterruptMask()
# define portENABLE_INTERRUPTS() vPortClearInterruptMask( 0 )
# define portSET_INTERRUPT_MASK_FROM_ISR() ulPortSetInterruptMask()
# define portCLEAR_INTERRUPT_MASK_FROM_ISR( x ) vPortClearInterruptMask( x )
2015-10-16 19:29:36 +08:00
/*-----------------------------------------------------------*/
/* Task function macros as described on the FreeRTOS.org WEB site. These are
2020-07-02 13:27:40 +08:00
* not required for this port but included in case common demo code that uses these
* macros is used . */
# define portTASK_FUNCTION_PROTO( vFunction, pvParameters ) void vFunction( void * pvParameters )
# define portTASK_FUNCTION( vFunction, pvParameters ) void vFunction( void * pvParameters )
2015-10-16 19:29:36 +08:00
/* Prototype of the FreeRTOS tick handler. This must be installed as the
2020-07-02 13:27:40 +08:00
* handler for whichever peripheral is used to generate the RTOS tick . */
void FreeRTOS_Tick_Handler ( void ) ;
2015-10-16 19:29:36 +08:00
/* Any task that uses the floating point unit MUST call vPortTaskUsesFPU()
2020-07-02 13:27:40 +08:00
* before any floating point instructions are executed . */
void vPortTaskUsesFPU ( void ) ;
# define portTASK_USES_FLOATING_POINT() vPortTaskUsesFPU()
2015-10-16 19:29:36 +08:00
2020-07-02 13:27:40 +08:00
# define portLOWEST_INTERRUPT_PRIORITY ( ( ( uint32_t ) configUNIQUE_INTERRUPT_PRIORITIES ) - 1UL )
# define portLOWEST_USABLE_INTERRUPT_PRIORITY ( portLOWEST_INTERRUPT_PRIORITY - 1UL )
2015-10-16 19:29:36 +08:00
/* Architecture specific optimisations. */
2020-07-02 13:27:40 +08:00
# ifndef configUSE_PORT_OPTIMISED_TASK_SELECTION
# define configUSE_PORT_OPTIMISED_TASK_SELECTION 1
# endif
2015-10-16 19:29:36 +08:00
2020-07-02 13:27:40 +08:00
# if configUSE_PORT_OPTIMISED_TASK_SELECTION == 1
2015-10-16 19:29:36 +08:00
2020-07-02 13:27:40 +08:00
/* Store/clear the ready priorities in a bit map. */
# define portRECORD_READY_PRIORITY( uxPriority, uxReadyPriorities ) ( uxReadyPriorities ) |= ( 1UL << ( uxPriority ) )
# define portRESET_READY_PRIORITY( uxPriority, uxReadyPriorities ) ( uxReadyPriorities ) &= ~( 1UL << ( uxPriority ) )
2015-10-16 19:29:36 +08:00
2020-07-02 13:27:40 +08:00
/*-----------------------------------------------------------*/
2015-10-16 19:29:36 +08:00
2020-07-08 08:42:07 +08:00
# define portGET_HIGHEST_PRIORITY( uxTopPriority, uxReadyPriorities ) uxTopPriority = ( 31 - __builtin_clz( uxReadyPriorities ) )
2015-10-16 19:29:36 +08:00
2020-07-02 13:27:40 +08:00
# endif /* configUSE_PORT_OPTIMISED_TASK_SELECTION */
2015-10-16 19:29:36 +08:00
2020-07-02 13:27:40 +08:00
# ifdef configASSERT
void vPortValidateInterruptPriority ( void ) ;
# define portASSERT_IF_INTERRUPT_PRIORITY_INVALID() vPortValidateInterruptPriority()
# endif /* configASSERT */
2015-10-16 19:29:36 +08:00
2020-07-02 13:27:40 +08:00
# define portNOP() __asm volatile ( "NOP" )
2015-10-16 19:29:36 +08:00
2020-07-02 13:27:40 +08:00
# ifdef __cplusplus
} /* extern C */
# endif
2015-10-16 19:29:36 +08:00
/* The number of bits to shift for an interrupt priority is dependent on the
2020-07-02 13:27:40 +08:00
* number of bits implemented by the interrupt controller . */
# if configUNIQUE_INTERRUPT_PRIORITIES == 16
# define portPRIORITY_SHIFT 4
# define portMAX_BINARY_POINT_VALUE 3
# elif configUNIQUE_INTERRUPT_PRIORITIES == 32
# define portPRIORITY_SHIFT 3
# define portMAX_BINARY_POINT_VALUE 2
# elif configUNIQUE_INTERRUPT_PRIORITIES == 64
# define portPRIORITY_SHIFT 2
# define portMAX_BINARY_POINT_VALUE 1
# elif configUNIQUE_INTERRUPT_PRIORITIES == 128
# define portPRIORITY_SHIFT 1
# define portMAX_BINARY_POINT_VALUE 0
# elif configUNIQUE_INTERRUPT_PRIORITIES == 256
# define portPRIORITY_SHIFT 0
# define portMAX_BINARY_POINT_VALUE 0
# else /* if configUNIQUE_INTERRUPT_PRIORITIES == 16 */
# error Invalid configUNIQUE_INTERRUPT_PRIORITIES setting. configUNIQUE_INTERRUPT_PRIORITIES must be set to the number of unique priorities implemented by the target hardware
# endif /* if configUNIQUE_INTERRUPT_PRIORITIES == 16 */
2015-10-16 19:29:36 +08:00
/* Interrupt controller access addresses. */
2020-07-02 13:27:40 +08:00
# define portICCPMR_PRIORITY_MASK_OFFSET ( 0x04 )
# define portICCIAR_INTERRUPT_ACKNOWLEDGE_OFFSET ( 0x0C )
# define portICCEOIR_END_OF_INTERRUPT_OFFSET ( 0x10 )
# define portICCBPR_BINARY_POINT_OFFSET ( 0x08 )
# define portICCRPR_RUNNING_PRIORITY_OFFSET ( 0x14 )
# define portINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS ( configINTERRUPT_CONTROLLER_BASE_ADDRESS + configINTERRUPT_CONTROLLER_CPU_INTERFACE_OFFSET )
# define portICCPMR_PRIORITY_MASK_REGISTER ( *( ( volatile uint32_t * ) ( portINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS + portICCPMR_PRIORITY_MASK_OFFSET ) ) )
# define portICCIAR_INTERRUPT_ACKNOWLEDGE_REGISTER_ADDRESS ( portINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS + portICCIAR_INTERRUPT_ACKNOWLEDGE_OFFSET )
# define portICCEOIR_END_OF_INTERRUPT_REGISTER_ADDRESS ( portINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS + portICCEOIR_END_OF_INTERRUPT_OFFSET )
# define portICCPMR_PRIORITY_MASK_REGISTER_ADDRESS ( portINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS + portICCPMR_PRIORITY_MASK_OFFSET )
# define portICCBPR_BINARY_POINT_REGISTER ( *( ( const volatile uint32_t * ) ( portINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS + portICCBPR_BINARY_POINT_OFFSET ) ) )
# define portICCRPR_RUNNING_PRIORITY_REGISTER ( *( ( const volatile uint32_t * ) ( portINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS + portICCRPR_RUNNING_PRIORITY_OFFSET ) ) )
# define portMEMORY_BARRIER() __asm volatile ( "" ::: "memory" )
2019-04-22 04:15:34 +08:00
2015-10-16 19:29:36 +08:00
# endif /* PORTMACRO_H */